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ABSTRACT
The demand-led growth of datacenter networks has meant
that many constituent technologies are beyond the budget
of the wider community. In order to make and validate
timely and relevant new contributions, the wider community
requires accessible evaluation, experimentation and demon-
stration environments with specification comparable to the
subsystems of the most massive datacenter networks. We
demonstrate NetFPGA, an open-source platform for rapid
prototyping of networking devices with I/O capabilities up
to 100Gbps. NetFPGA offers an integrated environment
that enables networking research by users from a wide range
of disciplines: from hardware-centric research to formal meth-
ods.
Categories and Subject Descriptors
C.2.1 [Computer-Communication Networks]: Network
Architecture and Design
Keywords
Programmable Hardware, High-Speed, NetFPGA, Network-
ing
1. THE NETFPGA PROJECT
The NetFPGA project (www.netfpga.org) provides soft-
ware, hardware and community as a basic infrastructure to
simplify design, simulation and testing, all around an open-
source high-speed networking platform. Beyond the hard-
ware and software, the NetFPGA project is backed by com-
munity resources that include online forums, tutorials, sum-
mer camp events and developer workshops, all supported
by the NetFPGA project team. All the projects developed
under the NetFPGA project are open-sourced. By reusing
building blocks across projects users can compare design uti-
lization and performance. Past experience has shown that
both reference and contributed NetFPGA projects are reg-
ularly enhanced by community members, redistributed and
encourage a virtuous circle.
The most prominent NetFPGA success is OpenFlow, which
in turn has reignited the Software Defined Networking move-
ment. NetFPGA enabled OpenFlow by providing a widely
available open-source development platform capable of line-
rate operation and was, until its commercial uptake, the
reference platform for OpenFlow.
The NetFPGA project currently supports three platforms:
• NetFPGA SUME, a new platform with I/O capabil-
ities for 100Gbps operation as a networking device,
stand alone computing unit or for test and measure-
ment.
• NetFPGA-10G, a platform with multiple 10Gbps in-
terfaces introduced in 2010, and supporting a large
number of open source community projects (e.g. OSNT [1]
and BlueSwitch [2])
• NetFPGA-1G-CML, a recent platform replacing the
original NetFPGA-1G board, designed for low-bandwidth
(e.g. gigabit) applications, and especially suited for
network-security applications.
2. NetFPGA SUME
The NetFPGA SUME [3] design aims to create a low-
cost, PCIe host adapter card able to support 40Gb/s and
100Gb/s applications. NetFPGA SUME, shown in Figure 1,
uses a large FPGA, supporting high-speed serial interfaces
of 10Gb/s or more presented both in standard interfaces
(SFP+) and in a format that permits easy user-expansion,
a large and extensible high-speed DRAM, alongside high-
throughput SRAM. All this is constrained by a desire for
low cost, enabling access by the wider research and academic
communities.
At the core of the NetFPGA SUME board is a Xilinx
Virtex-7 690T FPGA device, supporting highly complex re-
configurable designs. There are several peripheral subsys-
tems complementing the FPGA and providing an ideal plat-
form for networking devices prototyping; A high-speed serial
interfaces subsystem, composed of 30 serial links running at
up to 13.1Gb/s, enables 10Gb/s, 40Gb/s and 100Gb/s ap-
plications. Users can use these serial links as standard in-
terfaces (e.g. SFP+, PCI-Express Gen.3) or use proprietary
interfaces.
The memory subsystem combines both SRAM (QDRII+,
running at 500MHz) and DRAM (DDR3 SoDIMM, running
at 1866MT/s) devices. These memory devices can be used
for different purposes: from flow tables and off-chip packet
buffering to serving as RAM for soft-core processor designs.
The Storage subsystem of the design can host both a Mi-
croSD card and external disks through two SATA interfaces,
thus enabling a complete standalone operation of the board.
Additional NetFPGA SUME features support debug, ex-
tension and synchronization of the board. Special attention
Figure 1: NetFPGA SUME Board
was paid to power instrumentation [3]. The board is imple-
mented as a dual-slot, full-size PCIe adapter, that can oper-
ate as a standalone unit outside of a PCIe host. It is man-
ufactured by Digilent Inc.(http://www.digilentinc.com).
3. RAPID PROTOTYPING
Networking research attracts interest from a wide range of
disciplines. Researchers have different sets of skills and inter-
ests and often find it hard to innovate over hardware-based
platforms; most platforms require deep understanding of ev-
ery aspect of the board and an implementation of a complete
solution from scratch. This means that a person researching
multi-table OpenFlow switch designs is required to know as-
pects of high-speed serial links, whereas researchers studying
power-efficiency in the MAC and physical layers are required
to understand aspects of the driver and the DMA engine. Al-
ternately, researchers opt for a partial implementation that
is not comparable to real networking devices. A different
class of researchers are interested in test and measurement,
and do not wish to develop new devices or know implemen-
tation details . These researchers often fail to get a hold on
commercial devices due to their high cost.
The NetFPGA platform offers a solution to these researchers.
First, NetFPGA offers ready-made reference and contributed
projects, providing full implementation and an executable
application. The user can run these projects, with no fur-
ther development or modification required. For example, a
domain specific language researcher may use the NetFPGA
platform for the study of application-level middleboxes.
Second, NetFPGA projects are modular. The hardware
and software components are provided as flexible building
blocks, that can be modified and replaced without affecting
other parts of the design. On one end of the scale, users can
opt to modify or develop at the software level alone. For ex-
ample, an SDN researcher interested in the control plane and
lacking any hardware knowledge, can use the BlueSwitch
OpenFlow switch project [2] as its data plane, and choose
to write a control plane software application to run on top
of it. On the other end of the scale, a researcher may choose
to explore aspects of hardware-based scheduling, and thus
add a new scheduling module to the existing reference router
design. A researcher interested in power efficiency can opt
to modify only a single interface module in the design, with
no need to handle any software aspects or the data path. In
all these cases, the users can focus only on research aspects
that interest them, with the overheads being handled by the
NetFPGA platform.
The NetFPGA development environment provides an in-
tegrated solution that enables rapid prototyping. Every
NetFPGA release contains several reference projects that are
used as basic building blocks for new projects: a reference
NIC project, a reference switch project, a reference IPv4
router project and a project that exercises all the I/O inter-
faces. Each project consists of hardware, software, testing
and documentation components. The hardware portion of a
project contains the source code for all the modules used in
the design, as well as a large set of scripts that generate the
platform’s configuration file. The software portion contains
embedded code (for a soft-core processor), a driver and rele-
vant applications (e.g. router management). The test envi-
ronment provides unified tests for simulation and hardware
test, allowing simple validation of designs. Each project is
also well documented, with the documentation covering ev-
ery element or module used in the project. In addition to
the modules used in the reference project, a large library of
modules is provided, as well as contributed projects devel-
oped by members of the NetFPGA community.
In the demonstration, we provide a development experi-
ence over the NetFPGA platform. We introduce the NetF-
PGA SUME board, and show the various components of the
development platform. Visitors are then encouraged to ad-
hoc develop a new project, and experience the meaning of
rapid prototyping over the NetFPGA SUME platform. To
fully demonstrate the NetFPGA SUME capabilities, we also
show a high performance device, and its full implementation,
in action.
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